Delivery included to the United States

Power-Constrained Testing of VLSI Circuits

Power-Constrained Testing of VLSI Circuits - Frontiers in Electronic Testing

2003

Hardback (28 Feb 2003)

Save $14.97

  • RRP $124.90
  • $109.93
Add to basket

Includes delivery to the United States

10+ copies available online - Usually dispatched within 7 days

Publisher's Synopsis

Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density.

Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.

Book information

ISBN: 9781402072352
Publisher: Springer US
Imprint: Springer
Pub date:
Edition: 2003
DEWEY: 621.3950287
DEWEY edition: 21
Language: English
Number of pages: 178
Weight: 990g
Height: 235mm
Width: 155mm
Spine width: 12mm